Abstract: A digital predistortion waveform shaping scheme combined with a blue filter is proposed to optimize both the rise and fall times of a light-emitting diode (LED) and the optical receiver current of the signal of the real-time visible light communication (VLC) system. The proposed scheme is implemented on a field-programmable gate array (FPGA) and a digital-to-analog converter based test bed, which is flexible and reconfigurable by programming the FPGA to match different LED characteristics and varied data rates. A 262-Mb/s non-return-to-zero on-off keying modulation based real-time VLC link with a bit error rate of less than 1.0 × 10 −6 is achieved over a transmission distance of 5.0 m, which uses a single white phosphorous LED with a limited power of 0.1 W.
Introduction
Light-emitting diode (LED)-based lighting systems are replacing conventional systems due to their unique features which include low energy consumption, low cost, longer lifespan, and environmental friendliness for both indoor and outdoor usage. The applications of LEDs including illumination and visible light communication (VLC) (i.e., data communication, indoor positioning, and environmental sensing). VLC systems offer a number of interesting features including: (i) an unlicensed and wide spectrum band; (ii) free from radio frequency (RF)-based electromagnetic interference (i.e., ideal for applications where RF signals are not allowed to be used) [1] ; (iii) enhanced communication security, which is highly desirable in banking, manufacturing, financial transactions, etc. [2] ; and (iv) very high accuracy when used for indoor positioning [3] . VLC systems are used in a number of applications, such as, underwater communications, medicine, manufacturing, aircraft, intelligent transportation systems, and others [1] , [4] - [6] .
However, in high bandwidth-link applications, VLC systems face significant challenges due to the low modulation bandwidth of white phosphorous LEDs (i.e., in the range of a few MHz). The modulation bandwidth of LEDs is greatly limited by the recombination lifetime and the time constant associated with depletion capacitance [7] . Most commercially available LEDs used in VLCs have a large current-injected p-n junction area, and therefore a large capacitance. The time constant due to the space-charge capacitance of the diode can be reduced by using a small-area p-n junction for the electron-emitting layer [8] . For high-speed LEDs, a shorter recombination lifetime is needed, which is achieved by high active-layer doping, but at the cost of reduced efficiency and a broadened spectrum [9] . In addition, the modulation bandwidth of an LED is proportional to the square root of the current density [10] . In order to increase the modulation bandwidth of an LED, it is necessary to reduce the junction capacitance and the recombination lifetime.
To overcome the inherent limitation of the −3 dB bandwidth f −3dB of commercial LEDs and to increase the transmission data rate R b , several schemes have been adopted including: current shaping (i.e., an RC network with a time constant equal to or less than the spontaneous recombination lifetime) [11] , peaking and carrier sweep-out effects [12] , optical blue filtering [13] , and pre-and post-equalization [14] . In [15] , the f −3dB of a VLC-link was extended to 220 MHz using pre-emphasis and post-equalization circuits, which allowed an R b of 553 Mbps with non-returnto-zero on-off keying (NRZ-OOK) modulation. Analog pre-emphasis and post-equalization circuits were used to enhance the f −3dB of the VLC-link from 3 MHz to 233 MHz using NRZ-OOK modulation with an R b of 550 Mbps [14] . The most effective approach is to develop higher bandwidth LEDs, such as, resonant-cavity LEDs and μLEDs that have f −3dB of approximately 100 MHz and 150 MHz, respectively [11] , [16] . Furthermore, several spectrally efficient modulation techniques can be utilized to greatly increase the R b , such as, red-green-blue (RGB) LED-based wavelength division multiplexing, multi-level and multi-carrier transmission (i.e., orthogonal frequency division multiplexing), and others [17] , [18] .
In this paper, we proposed a field-programmable gate array (FPGA) and a digital-to-analog converter (DAC)-based digital pre-distortion waveform shaping (DPDWS) scheme to increase the transmission R b by reducing both the rise time t r and fall time t f of the LED, as well as the optical receiver (Rx) current in the low-speed area of the modulating signal. We experimentally demonstrate a 262-Mbps real-time VLC-link, employing the proposed DPDWS scheme and a single white phosphorous LED with NRZ-OOK modulation. The experimental results show that a transmission R b of 262 Mbps over a transmission distance L of 5.0 m is achieved with a bit error rate (BER) of less than 1.0 × 10 −6 . This is well below the forward error correction (FEC) threshold of 3.8 × 10 −3 . Compared with conventional schemes (e.g., the reported pre-emphasis and post-equalization schemes in [14] and [15] , which are analog signal processing techniques), the proposed DPDWS scheme can be reprogrammed via FPGA to optimize the parameters for different VLC-links, instead of changing the resistors, the capacitors, or other components of circuits. The function of the DPDWS scheme is to change the voltage of the signal in the low-speed area without using any complicated digital signal processing algorithms. The code is simple to implement, and therefore only a few logical elements of an FPGA are required. However, for a higher transmission R b , a faster FPGA and a DAC with a higher sampling rate are required (e.g., for a transmission R b of 300 Mbps, the maximum operating clock frequency of the FPGA and the maximum sampling rate of the DAC should be higher than 300 MHz and 300 MSPS, respectively), resulting in higher cost. Therefore, there is a trade-off between the transmission R b and the cost associated with the FPGA and the DAC. In addition, the vertical resolution requirement of the DAC is not very demanding due to the low-order modulation (i.e., OOK modulation) and the DAC output signal processing by the DPDWS module is only a fourth-order signal.
Proposed System
A schematic block diagram of the proposed system is shown in Fig. 1 . At the transmitter (Tx), a pseudorandom binary sequence (PRBS) in the NRZ-OOK pattern is applied to a DPDWS module, which is based on an FPGA board and a DAC. The reshaped signal is amplified and then applied to a bias-tee prior to modulate a white phosphorous LED. For a longer transmission L , a set of lenses are used to focus the LED light on both the Tx and Rx. A blue filter at the Rx is used to increase the LED's bandwidth. An optical Rx is positioned after the blue filter to regenerate a transmitted data stream. To recover the system clock and maintain synchronization, a clock and data recovery (CDR) module is used as in [19] . A bit error rate tester (BERT) is used to determine the link's BER.
The structure of the proposed DPDWS scheme illustrated in Fig. 2 is used to reduce both t r and t f , as well as the optical Rx current in the low-speed area by the combination of an FPGA board and a DAC-based symbol generation. The proposed DPDWS scheme is flexible and reconfigurable by simply re-programming the FPGA for different LED characteristics and R b .
Reducing t r and t f of the LEDs
To increase the transmission R b of the LEDs, it is necessary to reduce both t r and t f . For the input current signal applied to the LEDs, the DPDWS module creates an excess current when the LED is switched on or off, as shown in Fig. 3 . During the switch-on transient, the excess current assists in achieving the steady-state carrier concentration in the active region within a t r shorter than the spontaneous lifetime t sl . During the switch-off transient, the reverse current assists in sweeping out carrier of the LED within a t f shorter than t sl [8] , [12] . Note that t sl defined in terms of an LED's f −3dB is given as [20] :
Considering a linear system, we have: Fig. 4 (a) and (b) show the waveforms before and after the DPDWS module, where the continuous and fast-changing binary "0" or "1" sequences are defined as low-and high-speed area, respectively. The waveforms of the response of the LED are shown in Fig. 4 (c) and (d), which indicate both t on and t off for the optical Rx current reaching the steady-state level. In general, the time t on (or t off ) is lower and higher than the symbol period t l and t h for the low-and high-speed area, respectively. This reflects that the optical Rx current in the low-speed area is higher than that of the high-speed area, as seen in Fig. 4(c) . In this case, the peak-to-peak voltage level adopted is 2V s , the bias voltage is V b , and the signal bit period is t s (which is <t on and t off ). Thus, the optical Rx current in the high-speed area never reaches the steady-state level, as shown in Fig. 4(a) and (c). Note that reducing the input signal level in the low-speed area is effective for reducing the optical Rx current in this region, as shown in Fig. 4 (b) and (d).
Reducing Optical Rx Current
For the input signal switched between the level "0" to "1", we can express the current at the optical Rx as:
where I 0→1 (2V s , t) and I max1 (2V s ) are the currents at the optical Rx for t ≤ t on and t > t on , respectively, and V s is a constant. Fig. 5(a) illustrates the input signal applied to the LED, and its corresponding optical signal at the Rx is shown in Fig. 5(b) . For a high-level input signal of "1", the optical Rx current in the high-speed area never reaches the steady-state level of I max1 due to t h < t on (or t off ). This is in contrast to the low-speed area. Thus, I 1h and I 1l are given as: Note that I 1l = I 1h if the input signal voltage in the low-speed area is reduced to V on , as seen in Fig. 4(b) and (d) . Thus, V on can be obtained from (4) and (5), which is given by:
For I 1l = I 1h the input signal in the low-speed area reaches the voltage level of V on , and the pre-distortion depth A 1 is expressed as:
Similarly, for the input signal of "0", I 0l = I 0h provided that the input signal voltage in the lowspeed area is increased to V off , as seen in Fig. 4(b) and (d) . Therefore, the pre-distortion depth A 0 is defined as:
In addition, we defined the DPDWS parameters of [A 1 , A 0 ] as the pre-distortion depth, which can be determined from (7) and (8) Fig. 6 presents the experimental testbed for the proposed system. At the Tx, the input NRZ-PRBS-OOK bit stream with a pattern length of 2 20 − 1 is generated by the BERT (gigaBERT-1400), and it is first processed by the DPDWS module, which is implemented using an FPGA board (Cyclone IV EP4CE115) and a DAC (DAC5672). The signal is amplified by the amplifier (ZHL-6A-S+) to enhance the modulation depth and modulated to a white phosphorous LED that is driven by the bias-tee (ZFBT-4R2G+). A convex lens with a focal length of 15 cm is used for beam collimation. At TABLE 1 System Parameters the Rx, we use a convex lens with a focal length of 7 cm, an optical blue filter (to enhance the LED's bandwidth), and a fixed gain optical Rx (PDA10A), which is composed of a silicon photo-diode and a trans-impedance amplifier. To recover both the clock and retimes of the data, the received signal is applied to the CDR (ADN2812) and the FPGA modules. Finally, the BER performance of the VLC-link is determined by using a BERT (gigaBERT-1400) in real time. The key system parameters are provided in Table 1 .
Experiment and Results

Experimental Setup
The real-time VLC system is an asynchronous link, where bit synchronization timing needs to be directly acquired from the regenerated data sequence at the Rx. Since Tx and Rx FPGAs are running at different clock frequencies, then any frequency drift will contribute to a worsening of the BER. To overcome this, a CDR module is employed to recover both the clock and retimes of the data signal.
Results and Discussion
The measured plot of the luminous intensity versus the forward current for the LED is shown in Fig. 7(a) . Note that the plot is not completely linear, showing two linear regions, A and B, which limits the maximum achievable peak-to-peak current at the optical Rx. In this work, we operate the LED Fig. 7 . Measured LED responses: (a) luminous intensity versus the forward current, and (b) the frequency response with (w) or without (w/o) a blue filter, and with a blue filter using the DPDWS scheme. in region B to achieve a higher illumination level. The measured small-signal frequency response of the white phosphorous LED at a bias current of 30 mA is shown in Fig. 7(b) . The f −3dB of the white phosphorous LED is extended from 4.2 MHz to 13.0 MHz with the blue filter. In addition, the proposed DPDWS scheme is used to enhance the f −3dB of the VLC-link from 13.0 MHz to 106 MHz using the blue filter. Note that the bandwidth beyond −3 dB can also be used in applications with lower signal-to-noise ratio (SNR) requirements. Fig. 8 shows the voltage waveforms at the Tx and the Rx, measured using a Keysight MSOS404A oscilloscope (4 GHz bandwidth). Note that the measured f −3dB of the white phosphorous LED with the blue filter is 13.0 MHz (i.e., t sl = 12.2 ns). Thus, the predicted LEDs t r and t f are 27 ns, which is almost the same as the measured value of 28 ns. However, both t r and t f are reduce to 12.0 ns when using the DPDWS scheme. Therefore, the measured results show that the excess current processed by the DPDWS module has a considerable impact on the performance of the white phosphorous LED. Fig. 9 shows the measured output voltage waveforms at the BERT generator, the DPDWS module, the PD, and the CDR circuit.
The measured spectra of the OOK signal before and after the DPDWS module is shown in Fig. 10 . Note that the amplitude of the signal in the relative low-frequency region (e.g., for a transmission R b of 100 Mbps, the frequency of signal spectrum less than approximately 45 MHz is defined as the relative low-frequency region) is attenuated after the DPDWS module. The amplitude of the signal in the relative low-frequency region is closer to that of the relative high-frequency region, and therefore the acquired eye-diagram is open using the DPDWS scheme, as shown in Fig. 11 . Thus, the proposed scheme has a considerable impact on enhancing the f −3dB of the VLC-link.
To evaluate the data transmission performance of the proposed real-time VLC-link with a transmission L of 5.0 m, we measured the eye-diagrams of the 262-Mbps VLC-link detected at the PD for various pre-distortion depths, as shown in Fig. 11 . The eye-diagram is completely closed without DPDWS, and therefore the data cannot be directly recovered at the receiver. Using the optimum pre-distortion depth of [20.21, 13.17] , the eye-diagram is clearly distinguishable, and the data can be recovered directly at the receiver. Furthermore, the transmission L has no effect on the optimum pre-distortion depth.
Meanwhile, we used the BERT to measure the BER performance as a function of the R b for a range of pre-distortion depths, as shown in Fig. 12(a) . Considering the FEC limit of 3.8 × 10 −3 , the achievable R b is only 34 Mbps without DPDWS. However, R b increases to 262 Mbps with a BER of less than 1.0 × 10 −6 when using the DPDWS scheme. Fig. 12 (a) also shows the pre-distortion depth of [20.21, 13.17] , which offers the best BER performance. Note that a CDR circuit is used for clock recovery and data retiming from the received data stream due to the asynchronous VLC-link. The reason for the rapid BER performance degradation is the CDR module abruptly loses lock (i.e., the error clock and data were recovered by the CDR module) as the data rate increases (e.g., R b is Fig. 11 . Received NRZ-OOK eye-diagrams for the 262-Mbps VLC-link at 5.0 m: (a) without DPDWS, and with various pre-distortion depths of (b) [12, 5] , (c) [14, 7] , (d) [18, 11] , (e) [20.21, 13 .17], (f) [22, 15] , (g) [26, 19] , and (h) [28, 21] . higher than 262 Mbps with a pre-distortion depth of [20.21, 13.17] ), resulting in a large number of bit errors. We defined the B E R > 3.8 × 10 −3 if the CDR module loses lock at the receiver. Although the pattern length of the PRBS is sufficient, the times of the experimental measurement is limited. We defined the B E R = 1.0 × 10 −6 if the B E R < 1.0 × 10 −6 or there is an error-free transmission at the receiver. In a real scenario, the optimum pre-distortion depth can be determined experimentally by applying a feedback signal based on the LED characteristics and R b .
Finally, for the optimal pre-distortion depth value of [20.21, 13 .17], the measured maximum transmission R b and light illumination level as a function of L are presented in Fig. 12(b) . The BER values for each measurement are well below the FEC limit of 3.8 × 10 −3 . As expected, both the measured R b and the illumination level decrease with L . The lowest R b is 168 Mbps with a BER of less than 1.0 × 10 −6 and the illumination level is 86 lux at L of 7.5 m. Note that for L > 6 m, the CDR module will lose lock without DPDWS, and therefore cannot recover the clock and data; and low luminance leads to a reduced SNR level, and thus an increased BER.
Conclusion
In this experimental work, we proposed an FPGA and a DAC-based DPDWS scheme to achieve a real-time high bit rate VLC-link using a commercial 0.1-W white phosphorous LED. We demonstrated a 262-Mbps real-time VLC-link over a transmission L of 5.0 m with a BER of less than 1.0 × 10 −6 , which is well below the FEC limit of 3.8 × 10 −3 using the DPDWS scheme. Increasing the transmission link to 7.5 m resulted in a reduced R b of 168 Mbps, but with a BER of less than 1.0 × 10 −6 . The VLC-link with the DPDWS scheme implemented with the FPGA board and DAC is flexible and reconfigurable by simply modifying the pre-distortion depth of [A 1 , A 0 ].
